Path Clustering for Test Pattern Reduction of Variation-Aware Adaptive Path Delay Testing
نویسندگان
چکیده
In this study, a novel path clustering technique for adaptive path delay testing, where the test paths are altered according to the extracted device parameters, is proposed. The proposed algorithm is based on the k-means++ algorithm. By considering the probability function of the die-to-die systematic process variation, the proposed algorithm clusters path sets to minimize the total number of test paths. A figure of merit for clustering, which represents the expected number of test paths, is also proposed for quantitatively evaluating path clustering under different conditions. The proposed clustering method is evaluated numerically by applying it to the OpenCores benchmark circuit. Using our clustering technique, the average number of test paths in the adaptive test is reduced to less than 92 % compared with those in the conventional test. In addition, adaptive testing using the proposed technique can reduce the test patterns by 94.26 % while retaining the test quality. Responsible Editor: K.-J. Lee Michihiro Shintani [email protected] Takashi Sato [email protected] 1 Kyoto University, Yoshida-hon-machi, Sakyo, Kyoto, 606-8501, Japan 2 Gunma University, 1-5-1 Tenjin-cho, Kiryu, Gunma, 376-8515, Japan 3 Tokyo Institute of Technology, Nagatsuta 4259-S2-14, Midori-ku, Yokohama-shi, 226-8503, Japan
منابع مشابه
Congestion estimation of router input ports in Network-on-Chip for efficient virtual allocation
Effective and congestion-aware routing is vital to the performance of network-on-chip. The efficient routing algorithm undoubtedly relies on the considered selection strategy. If the routing function returns a number of more than one permissible output ports, a selection function is exploited to choose the best output port to reduce packets latency. In this paper, we introduce a new selection s...
متن کاملStudies on Hierarchical Two-Pattern Testability of Controller-Data Path Circuits
Two-pattern test is required to identify delay faults in a circuit. The importance of delay fault testing is increasing gradually because of the fact that traditional stuck-at fault testing is failing to guarantee an acceptable quality level for today’s high-speed chips. Some defects and/or random process variation do not change the steady state behavior of a circuit but affect the at speed per...
متن کاملCompaction mechanism to reduce test pattern counts and segmented delay fault testing for path delay faults
Approved: ____________________________________ Thesis Supervisor ____________________________________ Title and Department ____________________________________ Date COMPACTION MECHANISM TO REDUCE TEST PATTERN COUNTS AND SEGMENTED DELAY FAULT TESTING FOR PATH DELAY FAULTS
متن کاملResynthesis of Combinational Circuits for Path Count Reduction and for Path Delay Fault Testability
Reduction and for Path Delay Fault Testability Angela Krsti c and Kwang-Ting (Tim) Cheng Department of ECE, University of California, Santa Barbara, CA 93106 Abstract Path delay fault model is the most suitable model for detecting distributed manufacturing defects that can cause delay faults. However, the number of paths in a modern design can be extremely large and the path delay testability o...
متن کاملScan Design and AC Test
We propose a novel Design for Testability technique to apply two pattern tests for path delay fault testing. Due to stringent timing requirements of deep-submicron VLSI chips, design-for-test schemes have to be tailored for detecting stuck-at as well as delay faults quickly and efficiently. Existing techniques such as enhanced scan add substantial hardware overhead, whereas techniques such as s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- J. Electronic Testing
دوره 32 شماره
صفحات -
تاریخ انتشار 2016